Designed a 3-bit Flash Analog to Digital Converter using Sample and Hold Circuit. The design was extended to 4-bit Flash ADC and it was sent to MOSIS for chip fabrication. The chip was tested to ...
The right balance of CTLE circuitry and flash ADC sizes and number play a key role in minimizing ADC bits to achieve minimum area and power. The design of a state-of-the-art 112-gigabits-per-second ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results