Its use results in faster development, cleaner testbenches, and a modern software-oriented approach to validating FPGA and ASIC designs without replacing your existing simulator.

Today's nanometer technology design activity provides a means to capture functional intent using a top-down methodology. A key factor in successful timing closure is setting good physical and timing ...